PIC18C801T-I/L【PDF 11/319 页】IC MCU ROMLESS A/D PWM 84PLCC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3891

7页 8页 9页 10页 [11页]12页 13页 14页 15页

PIC18C601/801

DS39541A-page 108

Advance Information

2001 Microchip Technology Inc.

9.3

PORTC, TRISC and LATC

Registers

PORTC is an 8-bit wide, bi-directional port. The corre-

sponding data direction register is TRISC. Setting a

TRISC bit (= 1) will make the corresponding PORTC

pin an input (i.e., put the corresponding output driver in

a Hi-Impedance mode). Clearing a TRISC bit (= 0) will

make the corresponding PORTC pin an output (i.e., put

the contents of the output latch on the selected pin).

Read-modify-write operations on the LATC register,

read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions

(Table 9-5). PORTC pins have Schmitt Trigger input

buffers.

When enabling peripheral functions, care should be

taken in defining TRIS bits for each PORTC pin. Some

peripherals override the TRIS bit to make a pin an out-

put, while other peripherals override the TRIS bit to make

a pin an input. The user should refer to the correspond-

ing peripheral section for the correct TRIS bit settings.

The pin override value is not loaded into the TRIS reg-

ister. This allows read-modify-write of the TRIS register,

without concern due to peripheral overrides.

EXAMPLE 9-3:

INITIALIZING PORTC

FIGURE 9-6:

PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)

CLRF

PORTC

; Initialize PORTC by

; clearing output

; data latches

CLRF

LATC

; Alternate method

; to clear output

; data latches

MOVLW

0CFh

; Value used to

; initialize data

; direction

MOVWF

TRISC

; Set RC3:RC0 as inputs

; RC5:RC4 as outputs

; RC7:RC6 as inputs

Peripheral Out Select

Data Bus

WR LATC

WR TRISC

Data Latch

TRIS Latch

RD TRISC

Peripheral Data Out

VDD

VSS

RD PORTC

Peripheral Data In

I/O pin(1)

WR PORTC

RD LATC

Schmitt

Trigger

Note 1: I/O pins have diode protection to VDD and VSS.

TRIS

Override

Peripheral Enable

TRIS OVERRIDE

Pin

Override Peripheral

RC0

Yes

Timer1 OSC for

Timer1/Timer3

RC1

Yes

Timer1 OSC for

Timer1/Timer3

RC2

—

RC3

Yes

SPI/I2C Master Clock

RC4

Yes

I2C Data Out

RC5

Yes

SPI Data Out

RC6

Yes

USART Async Xmit,

Sync Clock

RC7

Yes

USART Sync Data Out

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式